

INDEX

1. FEATURES	2
2. DESCRIPTION	2
3. BLOCK DIAGRAM	2
4. PIN CONFIGURATION	3
5. PAD DESCRIPTION	4
6. POWER ON/OFF AND MODE CHANGE SEQUENCE	5
7. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE	6
8. ABSOLUTE MAXIMUM RATINGS	7
9. DC ELECTRICAL CHARACTERISTICS	7
10. AC ELECTRICAL CHARACTERISTICS	7
11. INPUT TIMING	9
12. OUTPUT TIMING	13
13. 3_WIRE SERIAL CONTROL INTERFACE	16
14. PACKAGE DIMENSION	22


Features

- Handles digital signals of serial 8bit RGB Data
- Installed timing controller to drive LCD panel
- Output: 3 output channels
- Inputs : Digital 8 bit serial data (RGB or YUV- 4:2:2), LCDCLK, synchronous pulse (HD, VD), 3-wire serial control signals
- Outputs : Analog RGB, Common data , Drain Strage data, LCD panel drive signals
- Supply voltage : Digital 2.7V~3.6V, Analog 3.0V~5.5V
- Panel Dimension : 490x240, 521x218, 558x234, 882x228
- TQFP-64 plastic package

Description


This is digital signal processing IC for low temperature poly-silicon TFT-LCD . Handles 8 bits of input data (256-level gray scale data) for each of the RGB colors and output analog RGB signals from internal OPamp.

Block Diagram




NT39376

Charge Pump Circuit



Pin Configuration (IC face view)



Pad Description


Pad No.	Designation	I/O	Description		
1	TEST8	T	Testing use		
2	CKO	O	Charge pump clock output		
3	TEST7	T	Testing use		
4	PWM	O	Power transistor gate signal for the boost converter.		
5	FB	I	Main boost regulator feedback input. Connect feedback resistive divider to GND. FB threshold is 0.6V nominal.		
6	DUMMY	D	Dummy		
7	DUMMY	D	Dummy		
8	DUMMY	D	Dummy		
9	HDO	O	HDO output		
10	CKH2	O	H clock pulse 2 output		
11	CKH1	O	H clock pulse 1 output		
12	Test3	O	Testing use		
13	XSTH	O	Inverted STH output		
14	STH	O	H start pulse		
15	CSHO	O	Switches between Normal scan and Reverse scan (right/left).		
16	Test4	O	Testing use		
17	AVDD	C	Regulation Capacitor for Analog Voltage. ($C_{AVDD} = 1 \mu F$)		
18	GO	O	G output		
19	RO	O	R output		
20	BO	O	B output		
21	DSD	O	Pre-charge voltage output		
22	XDSG	O	Inverted DSG output		
23	DSG	O	Pre-charge pulse output		
24	AGND	P	Analog ground		
25	PVDD	C	Regulation Capacitor for Charge Pump. ($C_{PVDD} = 1 \mu F$)		
26	CP2	C	Capacitor for Charge Pump. ($C_{cp} = 1 \mu F$)		
27	CP1	C	Capacitor for Charge Pump.		
28	CSVO	O	Switches between Normal scan and Reverse scan (up/down) .		
29	XENB	O	Inverted ENB output		
30	ENB	O	Enable pulse output		
31	XSTV	O	Inverted STV output		
32	STV	O	V start pulse output		
33	CKV2	O	V clock pulse 2 output		
34	CKV1	O	V clock pulse 1 output		
35	VCOM	O	Common output signal		
36	VCOML	C	Capacitor for Vcom low. ($C_{VCOML} = 2.2 \mu F$)		
37	VCOMH	C	Capacitor for Vcom high. ($C_{VCOMH} = 2.2 \mu F$)		
38	Test5	T	Testing use		
39	Test6	T	Testing use		
40	STBY	O	STBY output		
41	CSVI	I	Vertical inversion control signal input (Normally pulled low) Please refer to page 17		
42	CSHI	I	Horizontal inversion control signal input (Normally pulled low) Please refer to page 17.		
43, 44	RS2, RS1	I	Resolution selection, normally pulled high.		
			RS1	RS2	Resolution
			L	L	490×240
			L	H	521×218
			H	H	558×234(default mode)
			H	L	882×228

45	SHDB	I	Shutdown input. Active low, normally pulled high. (Please refer to page 21.)
46	DITH	I	8-bit dithering. High enable dithering. Low disables dithering and D01, D00 is ignored. Normally pulled low.
47	STB	I	Standby mode setting pin. Active low, Timing Controller, Output Buffer, DAC and DC2DC converter is off when STB is low, normally pulled high.(Please refer to page 21.)
48	GRESETB	I	Global reset pin. It should be connected to VCC in normal operation. If connected to GND, the controller is in reset state, normally pulled high.
49	DIN7	I	Data input. (MSB)
50	DIN6	I	Data input.
51	DIN5	I	Data input.
52	DIN4	I	Data input.
53	DIN3	I	Data input.
54	DIN2	I	Data input.
55	DIN1	I	Data input.
56	DIN0	I	Data input. (LSB)
57	VCC	I	Power supply for digital circuit and charge pump circuit.
58	VD	I	Vertical sync input. Negative polarity.
59	HD	I	Horizontal sync input. Negative polarity
60	DCLK	I	Clock signal; latch data onto line latches at the rising edge.
61	SDA	I/O	Serial Interface data line
62	SCL	I	Serial Interface clock line
63	SCEN	I	Serial Interface chip enable line
64	GND	P	Digital ground


I : Input, O : Output, P : Power, C : Capacitor, D : Dummy, T : Testing, I/O : Input/Output.

Power on/ off and mode change sequence

Power on (low power mode, global reset) to normal mode sequence




Normal mode to power off (low power mode) sequence



Relationship between input data and output voltage

The figure below shows the relationship between the input data and the output voltage. Please refer to the following pages to get the relative resistor value and voltage calculation method.



Absolute Maximum Ratings*

Logic supply voltage,	V_{CC}	-0.5V to 5V
Storage temperature		-50°C to 100°C
Operating temperature		-30°C to 85°C

*Comments

Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or under any other conditions above those indicated in the operational sections of this specification are not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics ($V_{CC}=3.3V$, $GND=0V$, $T_A=-30^{\circ}C \sim 85^{\circ}C$)

For the digital circuit


Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Supply Voltage	V_{CC}	2.7	3.3	3.6	V	Digital power
Low Level Input Voltage	V_{il}	GND	-	$0.3 \times V_{CC}$	V	Digital input pins
High Level Input Voltage	V_{ih}	$0.7 \times V_{CC}$	-	V_{CC}	V	Digital input pins
Input Leakage Current	I_i	-	-	± 1	μA	Digital input pins
Pull-high/low Impedance	R_{in}	150k	200k	250k	Ω	
Digital Stand-by Current	I_{st}	-	-	50	μA	DCLK is stopped, Outputs are High-Z Without pull high or low current.
Digital Operating Current	I_{CC}	-	-	13	mA	DCLK=27MHz, $V_{CC}=3.3V$, PWM no load, RS[2:1]=HL(882×228)

For the analog circuit

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Internal Supply Voltage	AV_{DD}	5.0	5.5	6.0	V	Power supply for the analog circuit
	PV_{DD}	4.5	5.0	5.5		Power supply for the gamma resistor
Voltage Deviation of Outputs	V_{od}	-	± 15	± 20	mV	$V_O=0.5V \sim AV_{DD}-0.5V$
Dynamic Range of Output	V_{dr}	0.1	-	$AV_{DD}-0.1$	V	RO, GO, BO
Low-Level Output Current of V_{com}	I_{OLC}	-	20	-	mA	V_{COM} output=0.1V vs. 1.0V(External)
High-Level Output Current of V_{com}	I_{OHC}	-	20	-	mA	V_{COM} output=4.9V vs. 4.0V(External)
Low-Level Output Current	I_{OL}	-	-6.0	-	mA	RO, GO, BO; $V_O=0.6V$ vs. 1.5V(External)
High-Level Output Current	I_{OH}	-	6.0	-	mA	RO, GO, BO; $V_O=4.4V$ vs. 3.5V(External)
Analog Stand-by Current	I_{st}	-	-	10	μA	STB="0", $V_{CC}=3.3V$
Analog Operating Current	I_{DD}	-	-	2	mA	$V_{CC}=3.3V$, Line inversion, RGB no load, V_{com} no load, no load, CKO(100kHz) no load
PWM output voltage	V_{PWM}	0	-	V_{CC}	V	
Feed back voltage	V_{FB}	0.55	0.6	0.65	V	DC/DC operating
Base drive current	I_{PWMd}	-	-	1	mA	VPWM output=3.3V vs. 2.6V(External)
Base sink current	I_{PWMS}	-	-	1	mA	VPWM output=0V vs. 0.7V(External)


Rise/Fall time

Function pin	Symbol	Min.	Typ.	Max.	Unit	Conditions
CKH1, CKH2, STH, XSTH	t_{HR}	--	--	50	ns	V _{CC} =3.3V Loading condition as Output Loading
	t_{HF}	--	--	50	ns	
CKV1, CKV2, STV, XSTV	t_{VR}	--	--	50	ns	
	t_{VF}	--	--	50	ns	
CSVO, CSVO	t_{CSR}	--	--	50	ns	
	t_{CSF}	--	--	50	ns	
DSG, DSD,	t_{PCR}	--	--	50	ns	
	t_{PCF}	--	--	50	ns	
HDO	t_{HDOR}	--	--	50	ns	
	t_{HDOF}	--	--	50	ns	
RO, GO, BO	t_{set}		65	75	ns	V _{CC} =3.3V, Output high=3.7V, low=0.8V, 1% to 99% (882x228)
			65	75	ns	V _{CC} =3.3V, Output high=3.7V, low=0.8V, 1% to 99% (882x228)
Vcom	t_{VCOM}		TBD	TBD	ns	
			TBD	TBD	ns	




Skew time

Function pin	Symbol	Min.	Typ.	Max.	Unit	Condition
CKH1 vs. CKH2	t_{skew}	-15	--	15	ns	50% to 50 %
STH vs. XSTH		-15	--	15	ns	50% to 50 %
CKV1 vs. CKV2		-15	--	15	ns	50% to 50 %
STV vs. XSTV		-15	--	15	ns	50% to 50 %
ENB vs. XENB		-15	--	15	ns	50% to 50 %



Global Reset




Function pin	Symbol	Min.	Typ.	Max.	Unit	Condition
GRESETB	t_{RSTW}	100	--	--	ns	V _{CC} =3.3V
	t_{RST}	4	--	--	field	

Input timing

1. Serial RGBdummy or YUV-4:2:2 Mode (This mode is only for 558×234 and 882×228)

Horizontal



Input Format	Format Standard	DCLK(MHz)	H-PW _{min}	Total AREA	Active AREA	Display AREA	H-B	H-FP
YUV	ITUR601-NTSC	$f_{DCLK} = 27$	1	1716	1440	1328	296	92(56)
	ITUR601-PAL			1728		(1400)	(260)	104(68)
RGBdummy	QVGA	$f_{DCLK} = 25$	1	1560	1280	1228	268	64
	NTSC	$f_{DCLK} = 24.54$				(1216)	(272)	(72)
	PAL	$f_{DCLK} = 24.38$						

(unit : DCLK)

() : for 558*234

YCbCr to RGB conversion


Format A

$$\begin{cases} R=Y+1.402Cr \\ G=Y-0.714Cr-0.344Cb; [Y=0\sim255, Cr \& Cb=-128\sim127] \\ B=Y+1.772Cb \end{cases}$$

Format B

$$\begin{cases} R=1.16(Y-16)+1.60(Cr-128) \\ G=1.16(Y-16)-0.81(Cr-128)-0.39(Cb-128); [Y=16\sim235, Cr \& Cb=16\sim240] \\ B=1.16(Y-16)+2.02(Cb-128) \end{cases}$$

Vertical




Mode		Interlace						None interlace		
		Odd			Even					
Format Standard		QVGA	NTSC / ITUR601	PAL / ITUR601	QVGA	NTSC / ITUR601	PAL / ITUR601	QVGA	NTSC / ITUR601	PAL / ITUR601
Scaling down display area	490×240		240			240			240	
	521×218		218			218			218	
	558×234		234			234			234	
	882×228		228			228			228	
Active area			240	288		240	288		240	288
Total area			262.5	312.5		262.5	312.5		262	312
V-B	490×240		21	24		21.5	24.5		21	24
	521×218		32	24		32.5	24.5		32	24
	558×234		24	24		24.5	24.5		24	24
	882×228		27	24		27.5	24.5		27	24
V-FP	490×240		1.5	0.5		1	0		1	0
	521×218		12.5	0.5		12	0		12	0
	558×234		4.5	0.5		4	0		4	0
	882×228		7.5	0.5		7	0		7	0

(unit : H)

2. Through Mode

Horizontal




Panel dot	DCLK	SR Qty	H-PW _{min}	Total AREA	Active AREA	Display AREA	H-B	H-FP
490*240	T _{DCLK} = 102.2nS	164	1	622	539	492	103	27
521*218	T _{DCLK} = 90.54nS	175	1	702	573	525	130	47
558*234	T _{DCLK} = 90.54nS	187	1	702	614	561	130	11
882*228	T _{DCLK} = 55.46nS	295	1	1146	969	885	190	71

(unit : DCLK)


H-W condition : 3n+1

Input RGB Sequence

490x240,521x218,558x234,882x228




Vertical



Mode	Interlace								None interlace			
	Odd				Even							
(Scaling down)Display area	240	218	234	228	240	218	234	228	240	218	234	228
Active area	240				240				240			
Total area	262.5				262.5				262			
V-B	21	32	24	27	21.5	32.5	24.5	27.5	21	32	24	27
V-FP	1.5	12.5	4.5	7.5	1	12	4	7	1	12	4	7

(unit : H)


Timing Diagram



Item	Symbol	Min	Typ	Max	Unit
DCLK duty ratio	Duty	40	--	60	%
Data setup time	T_{dsu}	12	--	--	ns
Data hold time	T_{dhd}	12	--	--	ns
Sync. signal setup time	T_{csu}	12	--	--	ns
Sync. signal hold time	T_{chd}	12	--	--	ns

Output Timing

Serial RGBdummy or YUV-4:2:2 Horizontal Mode Output Timing



$$t_{sth} = t_{hb} + t_{latency} - (t_{sthw} + 1LCDCLK)$$

Symbol	Panel Resolution				Unit	Condition
	558*234		882*228			
Format	YUV	RDBD _m	YUV	RDBD _m		
t _{hb}	260	272	296	268	DCLK	
t _{latency}	39	23.5	33.5	19	DCLK	
t _{sth} (*)	264	265	308.5	267.5	DCLK	
t _{sthsu} (*)	13	13	13	13	LCDCLK	
t _{en} (*)	15	14	32	32	LCDCLK	
t _{enw} (*)	82	77	125	125	LCDCLK	
t _{dsp} (*)	26	24	40	40	LCDCLK	
t _{dsgw} (*)	30	28	63	63	LCDCLK	
t _{stv} (*)	94	88	148	148	LCDCLK	
t _{ckve}	41	38	95	95	LCDCLK	
t _{ckvb}	53	50	53	53	LCDCLK	
t _{vcom}	40	37	122	122	LCDCLK	
t _{hdo} (*)	22	22	22	22	LCDCLK	
t _{hdos} (*)	32	32	32	32	LCDCLK	


V_{cc}=3.3V

Scaling Ratio

Resolution	558*234		882*228	
Input Format	YUV	RGBDm	YUV	RGBDm
Active area	1440	1280	1440	1280
Display area	1400	1216	1328	1228
Display/4	350	304	332	307
Scale ratio	1.871	1.626	1.125	1.04
Display dots	561	561	885	885

(*) is programmable by 3-wire register

Through Mode Output Timing




$$t_{sdh} = t_{hb} + t_{latency} - (t_{sdhw} + 1DCLK)$$

Symbol	Panel Resolution				Unit	Condition
	490*240	521*218	558*234	882*228		
t_{hb}	103	130	130	190	DCLK	$V_{CC}=3.3V$
$t_{latency}$	6.5	6.5	6.5	6.5	DCLK	
$t_{sdh}^{(*)}$	95.5	122.5	122.5	182.5	DCLK	
$t_{sdhw}^{(*)}$	13	13	13	13	DCLK	
$t_{en}^{(*)}$	12	15	15	32	DCLK	
$t_{enw}^{(*)}$	69	80	80	125	DCLK	
$t_{dsg}^{(*)}$	22	22	25	40	DCLK	
$t_{dsgw}^{(*)}$	25	29	29	63	DCLK	
$t_{stv}^{(*)}$	79	92	92	148	DCLK	
t_{ckvb}	35	40	40	95	DCLK	
t_{ckvb}	44	52	52	53	DCLK	
t_{vcom}	30	39	39	122	DCLK	
$t_{hdo}^{(*)}$	22	22	22	22	DCLK	
$t_{hdw}^{(*)}$	32	32	32	32	DCLK	


(*) is programmable by 3-wire register

Vertical

Interlace



Non-Interlace




Mode	Interlace								None interlace			
	Odd				Even							
Display area	240	218	234	228	240	218	234	228	240	218	234	228
V-B	21	32	24	27	21.5	32.5	24.5	27.5	21	32	24	27
t_{stv}	19	30	22	25	19.5	30.5	22.5	25.5	21	32	24	27
t_{stv}	2	2	2	2	2	2	2	2	2	2	2	2

(unit : H)

3-Wires Serial Control Interface

3 wires Serial data transfer format




Item	Symbol	Conditions	Min	Typ	Max	Unit
SDA Setup Time	t_{s0}	SCEN to SCL	150			ns
	t_{s1}	SDA to SCL	150			ns
SDA Hold Time	t_{h0}	SCEN to SCL	150			ns
	t_{h1}	SDA to SCL	150			ns
Pulse Width	t_{w1L}	SCL pulse width	160			ns
	t_{w1H}	SCL pulse width	160			ns
	t_{w2}	SCEN pulse width	1.0			us
Clock duty			40		60	%


Note:

1. Only when SCL is input in 16-bit clock while SCEN is in the "Low" period, SDA is accepted at rise of SCEN.
 2. If SCL is in 15-bit or 17-bit clock while SCEN is in the "Low" period, SDA is not accepted.
- *) It is necessary DCLK input for SDA setting
3. Items are set at fall of the vertical sync.

Write Command




Read Command



Register description

Address	Register Name	Read/Write	Default	Meaning	Note
0x01	Chip ID	R	0x31	[7:4]: Chip ID [3:0]: Chip version	
0x02	Input select	R/W	0xCD	[1:0]: Input format 00: Serial RGBDummy 01: Serial YUV 10: Through mode [4:2]: Format Standard 000: QVGA(25MHz) 001: NTSC(24.54MHz) 010: PAL(24.38MHz) 011: ITUR-601-NTSC(27MHz) 100: ITUR-601-PAL(27MHz) 101~111: invalid [5]: Input clock latch data edge 0: positive edge 1: negative edge [6]: HD polarity 0: positive polarity 1: negative polarity [7]: VD polarity 0: positive polarity 1: negative polarity	
0x03	Sample/Hold phase	R/W	0x00	[2:0]: SH Phase 0 0 0: SH1 0 0 1: SH2 0 1 0: SH3 0 1 1: SH4 1 0 0: SH5 1 0 1: SH6 110~111: invalid.	NOTE<0>
0x04	Mode select<1>	R/W	0x10	[1:0]: Input data sampling delay phase for YCrCb mode 00: normal 01: 1 LCDCLK delay 10: 2 LCDCLK delay 11: 3 LCDCLK delay [3:2]: YCrCb sequence for YCrCb mode 00: CrYCbY 01: YCrYCb 10: CbYCrY 11: YcbYCr [4]: YUV input format 0: Format A 1: Format B [5]: UV offset for Format A 0: Straight 1: Offset	NOTE<1>
0x05	Mode select<2>	R/W	0x06	[0]: Select of interlace mode 0: Interlace 1: Non-interlace [1]: Select of field mix 0: Odd-line←Even-Line 1: Even-line←Odd-Line [2]: Pixel Arrangement 0: BRG 1: RGB	NOTE<2>
0x06	Low-power mode select	R/W	0x0D	[1:0]: Low-power mode 00: Standby-mode 01: Normal-mode 10: Sleep-mode 11: Invalid [2]: PWM output 0: PWM off 1: Normally output [3]: CKO output 0: CKO off 1: Normally output	NOTE<3>
0x07	STBY output	R/W	0x00	[0]: STBY output 0: STBY output = Low 1: STBY output = Hi	
0x08	Horizontal Start Position	R/W	0x08	[3:0]: Adjustment 16 step of horizontal phase (unit: 1/2 CKH)	NOTE<4>
0x09	Vertical Start Position	R/W	0x08	[3:0]: Adjustment 16 step of vertical phase (unit: 1H)	NOTE<5>


NOTE<0> Sample/Hold phase



NOTE<1> UV offset for Format A

R4[5]	UV range	Note
0	-128~127	$U' = U, V' = V$
1	0~255	$U' = U-128, V' = V-128$

NOTE<2> Field mix mode & Interlace mode



$L1 = t_{tbo}, L2 = t_{tbe}$. (Refer to page 16)

		Interlace R5[0]=0		Non-interlace R5[0]=1
		NTSC	PAL	
Odd line ← Even line	R5[1]=0	$L2 = L1 - 0.5$	$L2 = L1 + 0.5$	$L2 = L1$
Even line ← Odd line	R5[1]=1	$L2 = L1 + 0.5$	$L2 = L1 + 1.5$	$L2 = L1$

(unit: Horizontal Line)


NOTE<3> Power save mode

Input	Register	Output mode
STB	SHDB	R6[1:0]
High	High	00 Standby
		01 Normal
		10 Sleep
Low	High	00 Standby
		01 Standby
		10 Standby
x	Low	00 Sleep
		01 Sleep
		10 Sleep

*) Default setting: STB/SHDB pull high.


Function pin	Normal	Standby	Sleep
RGB	Normal output	Low	Low
DSD			
COM			
CKH1	Normal output	CKH1=H	Low
CKH2		CKH2=L	
STH		STH=H	
XSTH		XSTH=L	
DSG		DSG=H	
XDSG		XDSG=L	
ENB		ENB=H	
XENB		XENB=L	
CKV1		CKV1=H	
CKV2		CKV2=L	
STV		STV=H	
XSTV		XSTV=L	
CKO		Low	
PWM		Low	

NOTE<4> Adjustment of horizontal phase (unit : 1/2 CKH)




*) While adjusting horizontal phase, STH and CKH must be adjusted simultaneously with relationship between STH and CKH remains the same. And then t_{ah} will change.

NOTE<5> Adjustment of vertical phase (unit : 1H)




*) STV default timing is refer to page 16.

NOTE<6> Adjustment 64 step of horizontal synchronous pulse phase (unit : 1LCDCLK)



Panel dot	T_{LCDCLK} (nSec)	$t_{Default} = 22LCDCLK$ (μ Sec)	t_{2uSec} (LCDCLK)
490*240	102.2	2.248	20
521*218	90.54nS	1.992	22
558*234	90.54nS	1.992	22
882*228	55.46nS	1.22	36

NOTE<7> Adjustment 32 Step of horizontal synchronous pulse width (unit : 1LCDCLK)



Panel dot	T_{LCDCLK} (nSec)	$t_{Default} = 32LCDCLK$ (μSec)
490*240	102.2	3.27
521*218	90.54	2.897
558*234	90.54	2.897
882*228	55.46	1.775


NOTE<8> Reverse mode selection

Input	Output
CSHI R0C[0]	CSHO
Low 0	Low
1	High
High 0	High
1	High

Input	Output
CSVI R0C[1]	CSVO
Low 0	Low
1	High
High 0	High
1	High

*) Default setting: CSHI/CSVI pull Low

NOTE<9> Adjustment of output timing (ENB, DSG, STH) (unit: 1LCDCLK)



*) The default timing of "ENB", "DSG" is refer to page 15.

*) ENBN, ENBP, DSGP, DSGN couldn't be in front of HD falling edge.

(ENBN < ENBP < t_{sth} , DSGP < DSGN < t_{sth})

*) Register Value Setting Rule

$Reg[Addr]_{value} = Reg[Addr]_{Default} + Reg[Addr]_{Setting} - Reg[Addr]_{Table}$

$Reg[Addr]_{Table}$ are decide by panel resolution and be chose by pin RS1, RS2 (Reference to Output Timing)

Example: The panel resolution is 490*240, $Reg[0x0E]_{Table} = 9$, $Reg[0x0E]_{Default} = 0x80$ and If it want to set ENBB = 10, then The $Reg[0x0E]_{value}$ must be set as

$$Reg[0x0E]_{value} = 0x80 + 0x0A - 0x09 = 0x81$$

NOTE<10> Adjustment of common

R16	COMH level	Typical Value
00h	$PV_{DD}-1.36V$	3.64V
28h(default)	$PV_{DD}-0.56V$	4.44V
3Fh	$PV_{DD}-0.1V$	4.9V

R17	COML level	Typical Value
00h	AGND+0.1	0.1V
1Bh(default)	AGND+0.64	0.64V
3Fh	AGND+1.36	1.36V

R18	DSD level	Typical Value
00h	$PV_{DD} \times 0.58 + 0.64V$	3.54V
15h(default)	$PV_{DD} \times 0.58$	3.1V
3Fh	$PV_{DD} \times 0.58 - 0.62V$	2.28V

Package Dimension (TBD)

